

---

**luna-soc**

**Great Scott Gadget**

**May 07, 2024**



# DATASHEETS

<b>1</b>	<b>eptri - SoC controller for the LUNA USB Device</b>	<b>1</b>
<b>2</b>	<b>luna_soc</b>	<b>9</b>
	<b>Python Module Index</b>	<b>21</b>
	<b>Index</b>	<b>23</b>



## EPTRI - SOC CONTROLLER FOR THE LUNA USB DEVICE

### General Description

eptri (endpoint-tri) is a three-interface CSR controller that allows a CPU or Wishbone design to control the endpoints of a LUNA USB Device.

### Features


- CONTROL peripheral for managing device connection, reset and connection speed.
- SETUP interface peripheral for reading control transactions from the host.
- OUT interface peripheral for reading data transfers from the host.
- IN interface peripheral for writing data transactions to the host.

## 1.1 Introduction


### 1.1.1 Definitions

- *Controller* refers to the eptri controller as a whole, including all peripherals.
- *Peripheral* refers to USBDeviceController, SetupFIFOInterface, InFIFOInterface or OutFIFOInterface.

## 1.2 Block Diagram



(continued from previous page)



## 1.3 Usage

The exact details for integrating a LUNA eptri peripheral into a design will depend on the SoC platform you are using. For example, using luna-soc:

```
class Top(Elaboratable):
    def __init__(self):
        # instantiate the SoC
        self.soc = LunaSoC(
            cpu=VexRiscv(reset_addr=0x00000000, variant="cynthion"),
            clock_frequency=int(60e6),
        )

        # instantiate the eptri device controller peripheral
        self.usb0 = USBDeviceController()

        # instantiate the three endpoint interface peripherals
        self.usb0_ep_control = SetupFIFOInterface()
        self.usb0_ep_in = InFIFOInterface()
        self.usb0_ep_out = OutFIFOInterface()

        # add the peripherals to the SoC
        self.soc.add_peripheral(self.usb0)
```

(continues on next page)

(continued from previous page)

```

        self.soc.add_peripheral(self.usb0_ep_control, as_submodule=False)
        self.soc.add_peripheral(self.usb0_ep_in, as_submodule=False)
        self.soc.add_peripheral(self.usb0_ep_out, as_submodule=False)

def elaborate(self, platform):
    m = Module()

    m.submodules.soc = self.soc

    # instantiate a LUNA USB device
    usb0_bus = platform.request(platform.default_usb_connection)
    usb0_device = USBDevice(bus=usb0_bus)

    # add the eptri endpoint interface peripherals to the LUNA USB device
    # as endpoint handlers
    usb0_device.add_endpoint(self.usb0_ep_control)
    usb0_device.add_endpoint(self.usb0_ep_in)
    usb0_device.add_endpoint(self.usb0_ep_out)

    # connect the eptri device controller to the LUNA USB device
    m.d.comb += self.usb0.attach(usb0_device)

    m.submodules.usb0_device = usb0_device

    return m

```

## 1.4 Registers

The eptri controller provides four sets of registers corresponding to each peripheral.

### 1.4.1 USBx - USBDeviceController

Table 1: USB0 Register Map

Off-set	Range	Access	Name	Description
0x00C	[0:0]	read-write	connect	Set this bit to '1' to allow the associated USB device to connect to a host.
0x00C	[1:0]	read-only	speed	Indicates the current speed of the USB device. 0 indicates High; 1 => Full, 2 => Low, and 3 => SuperSpeed (incl SuperSpeed+).
0x00C	[0:0]	read-write	low_speed_	Set this bit to '1' to force the device to operate at low speed.
0x00C	[0:0]	read-write	full_speed	Set this bit to '1' to force the device to operate at full speed.
0x001	[0:0]	read-only	status	usb0 status register field
0x001	[0:0]	read-write	pending	usb0 pending register field
0x001	[0:0]	read-write	enable	usb0 enable register field

### 1.4.2 USBx\_EP\_CONTROL - SetupFIFOInterface

Table 2: USB0\_EP\_CONTROL Register Map

Off-set	Range	Access	Name	Description
0x000	[7:0]	read-only	data	A FIFO that returns the bytes from the most recently captured SETUP packet. Reading a byte from this register advances the FIFO. The first eight bytes read from this contain the core SETUP packet.
0x000	[0:0]	write-only	reset	Local reset control for the SETUP handler; writing a '1' to this register clears the handler state.
0x000	[3:0]	read-only	epno	The number of the endpoint associated with the current SETUP packet.
0x000	[0:0]	read-only	have	1 iff data is available in the FIFO.
0x000	[0:0]	read-only	pend	1 iff an interrupt is pending
0x000	[7:0]	read-write	addr	Controls the current device's USB address. Should be written after a SET_ADDRESS request is received. Automatically resets back to zero on a USB reset.
0x000	[0:0]	read-only	stat	usb0_ep_control status register field
0x000	[0:0]	read-write	pend	usb0_ep_control pending register field
0x000	[0:0]	read-write	enab	usb0_ep_control enable register field



### 1.4.3 USB<sub>x</sub>\_EP\_IN - InFIFOInterface

Table 3: USB0\_EP\_IN Register Map

Off-set	Range	Access	Name	Description
0x00	[7:0]	write only	data	Write-only register. Each write enqueues a byte to be transmitted; gradually building a single packet to be transmitted. This queue should only ever contain a single packet; it is the software's responsibility to handle breaking requests down into packets.
0x00	[3:0]	read-write	epno	Contains the endpoint the enqueued packet is to be transmitted on. Writing this register marks the relevant packet as ready to transmit; and thus should only be written after a full packet has been written into the FIFO. If no data has been placed into the DATA FIFO, a zero-length packet is generated. Note that any IN requests that do not match the endpoint number are automatically NAK'd.
0x00	[0:0]	write only	rese	A write to this register clears the FIFO without transmitting.
0x00	[0:0]	read-write	stal	When this register contains '1', any IN tokens targeting <i>epno</i> will be responded to with a STALL token, rather than DATA or a NAK. For EP0, this register will automatically be cleared when a new SETUP token is received.
0x00	[0:0]	read-only	idle	This value is 1 if no packet is actively being transmitted.
0x00	[0:0]	read-only	have	This value is 1 if data is present in the transmit FIFO.
0x00	[0:0]	read-only	pend	1 iff an interrupt is pending
0x00	[0:0]	read-write	pid	Contains the current PID toggle bit for the given endpoint.
0x00	[15:0]	read-only	nak	Read-only register. Contains a bitmask of endpoints that have responded with a NAK since the last read of this register.
0x00	[0:0]	read-only	stat	usb0_ep_in status register field
0x00	[0:0]	read-write	pend	usb0_ep_in pending register field
0x00	[0:0]	read-write	enab	usb0_ep_in enable register field

### 1.4.4 USB<sub>x</sub>\_EP\_OUT - OutFIFOInterface

Table 4: USB0\_EP\_OUT Register Map

Off-set	Range	Access	Name	Description
0x00	[7:0]	read-only	data	A FIFO that returns the bytes from the most recently captured OUT transaction. Reading a byte from this register advances the FIFO.
0x00	[3:0]	read-only	data	Register that contains the endpoint number associated with the data in the FIFO – that is, the endpoint number on which the relevant data was received.
0x00	[0:0]	write only	rese	Local reset for the OUT handler; clears the out FIFO.
0x00	[3:0]	read-write	epno	Selects the endpoint number to prime. This interface only allows priming a single endpoint at once– that is, only one endpoint can be ready to receive data at a time. See the <i>enable</i> bit for usage.
0x00	[0:0]	read-write	enab	Controls whether any data can be received on any primed OUT endpoint. This bit is automatically cleared on receive in order to give the controller time to read data from the FIFO. It must be re-enabled once the FIFO has been emptied.
0x00	[0:0]	write only	prim	Controls “priming” an out endpoint. To receive data on any endpoint, the CPU must first select the endpoint with the <i>epno</i> register; and then write a ‘1’ into the prime and enable register. This prepares our FIFO to receive data; and the next OUT transaction will be captured into the FIFO. When a transaction is complete, the <i>enable</i> bit is reset; the <i>prime</i> is not. This effectively means that <i>enable</i> controls receiving on <i>any</i> of the primed endpoints; while <i>prime</i> can be used to build a collection of endpoints willing to participate in receipt. Only one transaction / data packet is captured per <i>enable</i> write; repeated enabling is necessary to capture multiple packets.
0x00	[0:0]	read-write	stal	Controls STALL’ing the active endpoint. Setting or clearing this bit will set or clear STALL on the provided endpoint. Endpoint STALLs persist even after <i>epno</i> is changed; so multiple endpoints can be stalled at once by writing their respective endpoint numbers into <i>epno</i> register and then setting their <i>stall</i> bits.
0x00	[0:0]	read-only	have	1 iff data is available in the FIFO.
0x00	[0:0]	read-only	pend	1 iff an interrupt is pending
0x00	[7:0]	read-write	addr	Controls the current device’s USB address. Should be written after a SET_ADDRESS request is received. Automatically resets back to zero on a USB reset.
0x00	[0:0]	read-write	pid	Contains the current PID toggle bit for the given endpoint.
0x00	[0:0]	read-only	stat	usb0_ep_out status register field
0x00	[0:0]	read-write	pend	usb0_ep_out pending register field
0x00	[0:0]	read-write	enab	usb0_ep_out enable register field

## 1.5 Interrupts

Each of the `eptri` peripherals can generate the following interrupts:

Table 5: USBDeviceController Registers

Interrupt	Peripheral	Description
USB <sub>x</sub>	USBDevice-Controller	Interrupt that triggers when the host issued a USB bus reset.
USB <sub>x</sub> _EP_CON	SetupFI-FOInterface	Interrupt that triggers when the host wrote a new SETUP packet to the bus.
USB <sub>x</sub> _EP_IN	InFIFOInterface	Interrupt that triggers after the peripheral has written a data packet to the bus and read back a PID ACK response from the host.
USB <sub>x</sub> _EP_OUT	OutFIFOInterface	Interrupt that triggers when the peripheral has read a data packet from the host.

## 1.6 Programming Guide

The programming guide provides sequence diagrams that detail the steps required to perform the various operations supported by the `eptri` controller.

The following pseudo-code is used through-out to indicate register operations:

Table 6: Register Operations

Operation	Description
<code>r(PERIPHERAL.register)</code>	Read a value from the <code>register</code> belonging to <code>PERIPHERAL</code> .
<code>w(PERIPHERAL.register, bits)</code>	Write <code>bits</code> to the <code>register</code> belonging to <code>PERIPHERAL</code> .

### 1.6.1 Device Connection

### 1.6.2 Bus Reset

### 1.6.3 Control OUT Transfers

#### **1.6.4 Control IN Transfers**

#### **1.6.5 Bulk OUT Transfers**

#### **1.6.6 Bulk IN Transfers**

## 2.1 luna\_soc package

### 2.1.1 Subpackages

`luna_soc.gateware` package

Subpackages

`luna_soc.gateware.csr` package

Subpackages

`luna_soc.gateware.csr.usb2` package

Subpackages

`luna_soc.gateware.csr.usb2.interfaces` package

Submodules

`luna_soc.gateware.csr.usb2.interfaces.eptri` module

Implementation of a Triple-FIFO endpoint manager.

Equivalent (but not binary-compatible) implementation of ValentyUSB's `eptri`.

For an example, see `examples/usb/eptri` or TinyUSB's `luna/dcd_eptri.c`.

```
class luna_soc.gateware.csr.usb2.interfaces.eptri.InFIFOInterface(*args, src_loc_at=0,  
                                                                **kwargs)
```

Bases: *Peripheral*, *Elaboratable*

IN component of our *eptri*-equivalent interface.

Implements the FIFO that handles *eptri* IN requests. This FIFO collects USB data, and transmits it in response to an IN token. Like all *eptri* interfaces; it can handle only one pending packet at a time.

## Attributes

### interface: EndpointInterface

Our primary interface to the core USB device hardware.

```
__init__(max_packet_size=512)
```

## Parameters

### max\_packet\_size: int, optional

Sets the maximum packet size that can be transmitted on this endpoint. This should match the value provided in the relevant endpoint descriptor.

```
elaborate(platform)
```

```
class luna_soc.gateware.csr.usb2.interfaces.eptri.OutFIFOInterface(*args, src_loc_at=0,
                                                                **kwargs)
```

Bases: [Peripheral](#), [Elaboratable](#)

OUT component of our *eptri*

Implements the OUT FIFO, which handles receiving packets from our host.

## Attributes

### interface: EndpointInterface

Our primary interface to the core USB device hardware.

```
__init__(max_packet_size=512)
```

## Parameters

### max\_packet\_size: int, optional

Sets the maximum packet size that can be transmitted on this endpoint. This should match the value provided in the relevant endpoint descriptor.

```
elaborate(platform)
```

```
class luna_soc.gateware.csr.usb2.interfaces.eptri.SetupFIFOInterface(*args, src_loc_at=0,
                                                                    **kwargs)
```

Bases: [Peripheral](#), [Elaboratable](#)

Setup component of our *eptri*-equivalent interface.

Implements the USB Setup FIFO, which handles SETUP packets on any endpoint.

This interface is similar to an [OutFIFOInterface](#), but always ACKs packets, and does not allow for any flow control; as a USB device must always be ready to accept control packets. [USB2.0: 8.6.1]

## Attributes

### interface: **EndpointInterface**

Our primary interface to the core USB device hardware.

**elaborate**(*platform*)

## Module contents

## Submodules

### **luna\_soc.gateway.csr.usb2.device module**

Contains the organizing hardware used to add USB Device functionality to your own designs; including the core USBDevice class.

**class** luna\_soc.gateway.csr.usb2.device.**USBDeviceController**(\*args, src\_loc\_at=0, \*\*kwargs)

Bases: *Peripheral*, *Elaboratable*

SoC controller for a USBDevice.

Breaks our USBDevice control and status signals out into registers so a CPU / Wishbone master can control our USB device.

The attributes below are intended to connect to a USBDevice. Typically, they'd be created by using the .controller() method on a USBDevice object, which will automatically connect all relevant signals.

## Attributes

### **connect: Signal(), output**

High when the USBDevice should be allowed to connect to a host.

**attach**(*device: USBDevice*)

Returns a list of statements necessary to connect this to a USB controller.

The returned values makes all of the connections necessary to provide control and fetch status from the relevant USB device. These can be made either combinatorially or synchronously, but combinatorial is recommended; as these signals are typically fed from a register anyway.

## Parameters

### **device: USBDevice**

The USBDevice object to be controlled.

**elaborate**(*platform*)

## Module contents

### Submodules

#### `luna_soc.gateware.csr.base` module

Peripheral helpers for LUNA devices.

**class** `luna_soc.gateware.csr.base.CSRBank(*, name=None)`

Bases: `CSRBank`

**csr**(*width, access, \*, addr=None, alignment=None, name=None, src\_loc\_at=0, desc=None*)

Request a CSR register.

#### Parameters

##### **width**

[int] Width of the register. See `amaranth_soc.csr.Element`.

##### **access**

[Access] Register access mode. See `amaranth_soc.csr.Element`.

##### **addr**

[int] Address of the register. See `amaranth_soc.csr.Multiplexer.add()`.

##### **alignment**

[int] Register alignment. See `amaranth_soc.csr.Multiplexer`.

##### **name**

[str] Name of the register. If `None` (default) the name is inferred from the variable name this register is assigned to.

##### **desc**

[str] Optional. Documentation for the given register. Used to generate register documentation automatically.

#### Return value

An instance of `amaranth_soc.csr.Element`.

**class** `luna_soc.gateware.csr.base.EventSource(*, mode='level', name=None, src_loc_at=0)`

Bases: `object`

Event source.



## Parameters

### mode

["level", "rise", "fall"] Trigger mode. If "level", a notification is raised when the `stb` signal is high. If "rise" (or "fall") a notification is raised on a rising (or falling) edge of `stb`.

### name

[str] Name of the event. If `None` (default) the name is inferred from the variable name this event source is assigned to.

## Attributes

### name

[str] Name of the event

### mode

["level", "rise", "fall"] Trigger mode.

### stb

[Signal, in] Event strobe.

```
class luna_soc.gateware.csr.base.Peripheral(name=None, src_loc_at=1)
```

Bases: `Peripheral`

```
csr_bank(*, name=None, addr=None, alignment=None, desc=None)
```

Request a CSR bank.

## Arguments

### name

[str] Optional. Bank name.

### addr

[int or None] Address of the bank. If `None`, the implicit next address will be used. Otherwise, the exact specified address (which must be a multiple of `2 ** max(alignment, bridge_alignment)`) will be used.

### alignment

[int or None] Alignment of the bank. If not specified, the bridge alignment is used. See `amaranth_soc.csr.Multiplexer` for details.

### desc

[str] Optional. Documentation for the given CSR bank.

## Return value

An instance of `CSRBank`.

```
event(*, mode='level', name=None, src_loc_at=0, desc=None)
```

Request an event source.

## Arguments

### desc

[str] Optional. Documentation for the given event.

See [EventSource](#) for details.

## Return value

An instance of [EventSource](#).

**class** luna\_soc.gateware.csr.base.**PeripheralBridge**(\*args, src\_loc\_at=0, \*\*kwargs)

Bases: [Elaboratable](#)

Peripheral bridge.

A bridge providing access to the registers and windows of a peripheral, and support for interrupt requests from its event sources.

Event management is performed by an [InterruptSource](#) submodule.

## Parameters

### periph

[[Peripheral](#)] The peripheral whose resources are exposed by this bridge.

### data\_width

[int] Data width. See [amaranth\\_soc.wishbone.Interface](#).

### granularity

[int or None] Granularity. See [amaranth\\_soc.wishbone.Interface](#).

### features

[iter(str)] Optional signal set. See [amaranth\\_soc.wishbone.Interface](#).

### alignment

[int] Resource alignment. See [amaranth\\_soc.memory.MemoryMap](#).

## Attributes

### bus

[[amaranth\\_soc.wishbone.Interface](#)] Wishbone bus providing access to the resources of the peripheral.

### irq

[[IRQLine](#), out] Interrupt request. It is raised if any event source is enabled and has a pending notification.

**elaborate**(platform)

### **luna\_soc.gateware.csr.gpio module**

```
class luna_soc.gateware.csr.gpio.GpioPeripheral(*args, src_loc_at=0, **kwargs)
    Bases: Peripheral, Elaboratable
    GPIO peripheral.
    elaborate(platform)
```

### **luna\_soc.gateware.csr.led module**

```
class luna_soc.gateware.csr.led.LedPeripheral(*args, src_loc_at=0, **kwargs)
    Bases: Peripheral, Elaboratable
    Example peripheral that controls the board's LEDs.
    elaborate(platform)
```

### **luna\_soc.gateware.csr.sram module**

### **luna\_soc.gateware.csr.uart module**

```
class luna_soc.gateware.csr.uart.UARTPeripheral(*args, src_loc_at=0, **kwargs)
    Bases: Peripheral, Elaboratable
    Asynchronous serial transceiver peripheral.
    See amaranth_stdio.serial.AsyncSerial for details.
```

### **CSR registers**

**divisor**  
[read/write] Clock divisor.

**rx\_data**  
[read-only] Receiver data.

**rx\_rdy**  
[read-only] Receiver ready. The receiver FIFO is non-empty.

**rx\_err**  
[read-only] Receiver error flags. See amaranth\_stdio.serial.AsyncSerialRX for layout.

**tx\_data**  
[write-only] Transmitter data.

**tx\_rdy**  
[read-only] Transmitter ready. The transmitter FIFO is non-full.

## Events

### **rx\_rdy**

[level-triggered] Receiver ready. The receiver FIFO is non-empty.

### **rx\_err**

[edge-triggered (rising)] Receiver error. Error cause is available in the `rx_err` register.

### **tx\_mty**

[edge-triggered (rising)] Transmitter empty. The transmitter FIFO is empty.

## Parameters

### **rx\_depth**

[int] Depth of the receiver FIFO.

### **tx\_depth**

[int] Depth of the transmitter FIFO.

### **divisor**

[int] Clock divisor reset value. Should be set to `int(clk_frequency // baudrate)`.

### **divisor\_bits**

[int] Optional. Clock divisor width. If omitted, `bits_for(divisor)` is used instead.

### **data\_bits**

[int] Data width.

### **parity**

["none", "mark", "space", "even", "odd"] Parity mode.

### **pins**

[Record] Optional. UART pins. See `amaranth_boards.resources.UARTResource`.

## Attributes

### **bus**

[amaranth\_soc.wishbone.Interface] Wishbone bus interface.

### **irq**

[IRQLine] Interrupt request line.

### **elaborate**(*platform*)

## Module contents

### Submodules

### **luna\_soc.gatware.soc module**

### Module contents

### **luna\_soc.generate package**

## Submodules

### luna\_soc.generate.genc module

Generate a C library for SoC designs.

**class** luna\_soc.generate.genc.**GenC**(soc: LunaSoC)

Bases: object

**generate\_c\_header**(macro\_name='SOC\_RESOURCES', file=None, platform\_name='Generic Platform')

Generates a C header file that simplifies access to the platform's resources.

#### Parameters

- **macro\_name** – Optional. The name of the guard macro for the C header, as a string without spaces.
- **file** – Optional. If provided, this will be treated as the file= argument to the print() – function. This can be used to generate file content instead of printing to the terminal.

**generate\_ld\_script**(file=None)

Generates an ldscript that holds our primary RAM and ROM regions.

#### Parameters

- **file** – Optional. If provided, this will be treated as the file= argument to the print() – function. This can be used to generate file content instead of printing to the terminal.

### luna\_soc.generate.generate module

Generate programming support files from SoC designs.

**class** luna\_soc.generate.generate.**Generate**(soc: LunaSoC)

Bases: object

**c\_header**(macro\_name='SOC\_RESOURCES', file=None, platform\_name='Generic Platform')

Generates a C header file that simplifies access to the platform's resources.

#### Parameters

- **macro\_name** – Optional. The name of the guard macro for the C header, as a string without spaces.
- **file** – Optional. If provided, this will be treated as the file= argument to the print() function. This can be used to generate file content instead of printing to the terminal.

**ld\_script**(file=None)

Generates an ldscript that holds our primary RAM and ROM regions.

#### Parameters

- **file** – Optional. If provided, this will be treated as the file= argument to the print() function. This can be used to generate file content instead of printing to the terminal.

**memory\_x**(file=None)

Generates a svd file for the given SoC that can be used by external tools such as 'svdtrust'.

#### Parameters

- **file** – Optional. If provided, this will be treated as the file= argument to the print() function. This can be used to generate file content instead of printing to the terminal.

**svd**(*file=None*)

Generates a svd file for the given SoC that can be used by external tools such as 'svdrust'.

**Parameters**

**file** – Optional. If provided, this will be treated as the file= argument to the print() function. This can be used to generate file content instead of printing to the terminal.

## **luna\_soc.generate.genrust module**

Generate Rust support files for SoC designs.

**class** luna\_soc.generate.genrust.**GenRust**(*soc: LunaSoC*)

Bases: object

**generate\_memory\_x**(*file=None*)

Generate a memory.x file for the given SoC

## **luna\_soc.generate.gensvd module**

Generate a SVD file for SoC designs.

**class** luna\_soc.generate.gensvd.**GenSVD**(*soc: LunaSoC*)

Bases: object

**generate\_svd**(*file=None, vendor='amaranth-soc', name='soc', description=None*)

Generate a svd file for the given SoC

## **luna\_soc.generate.introspect module**

Introspection tools for SoC designs.

**class** luna\_soc.generate.introspect.**Introspect**(*soc: LunaSoC*)

Bases: object

**irq\_for\_peripheral\_window**(*target\_peripheral\_window: MemoryMap*)

Returns any interrupt associated with the given peripheral.

**Returns**

if the given peripheral has an interrupt; or None, None if not

**Return type**

irqno, peripheral

**log\_resources()**

Logs a summary of our resource utilization to our running logs.

**main\_ram\_address()**

Returns the address of the main system RAM.

**range\_for\_peripheral**(*target\_peripheral: Peripheral*)

Returns size information for the given peripheral.

**Returns**

if the given size is known; or None, None if not

**Return type**

addr, size

**resources()**

Creates an iterator over each of the device's addressable resources.

Yields (MemoryMap, ResourceInfo, address, size) for each resource.

**Module contents****luna\_soc.util package****Submodules****luna\_soc.util.readbin module**

`luna_soc.util.readbin.get_boot_address(filename_or_regions, offset=0)`

`luna_soc.util.readbin.get_mem_data(filename_or_regions, data_width=32, endianness='big', mem_size=None, offset=0)`

`luna_soc.util.readbin.get_mem_regions(filename_or_regions, offset)`

**Module contents****2.1.2 Submodules****2.1.3 luna\_soc.top\_level\_cli module**

`luna_soc.top_level_cli.build(args, fragment, platform, build_dir)`

Top-level build command. Invokes the build steps for each artifact to be generated.

`luna_soc.top_level_cli.top_level_cli(fragment, *pos_args, **kwargs)`

Runs a default CLI that assists in building and running SoC gateware.

If the user's options resulted in the board being programmed, this returns the fragment that was programmed onto the board. Otherwise, it returns None.

**Parameters**

**fragment** – The design to be built; or a callable that returns a fragment, – such as a Elaborable type. If the latter is provided, any keyword or positional arguments not specified here will be passed to this callable.

## **2.1.4 Module contents**



## PYTHON MODULE INDEX

|

- [luna\\_soc](#), 20
- [luna\\_soc.gateware](#), 16
  - [luna\\_soc.gateware.csr](#), 16
    - [luna\\_soc.gateware.csr.base](#), 12
    - [luna\\_soc.gateware.csr.gpio](#), 15
    - [luna\\_soc.gateware.csr.led](#), 15
    - [luna\\_soc.gateware.csr.uart](#), 15
    - [luna\\_soc.gateware.csr.usb2](#), 12
      - [luna\\_soc.gateware.csr.usb2.device](#), 11
      - [luna\\_soc.gateware.csr.usb2.interfaces](#), 11
        - [luna\\_soc.gateware.csr.usb2.interfaces.eptri](#), 9
- [luna\\_soc.generate](#), 19
  - [luna\\_soc.generate.genc](#), 17
  - [luna\\_soc.generate.generate](#), 17
  - [luna\\_soc.generate.genrust](#), 18
  - [luna\\_soc.generate.gensvd](#), 18
  - [luna\\_soc.generate.introspect](#), 18
- [luna\\_soc.top\\_level\\_cli](#), 19
- [luna\\_soc.util](#), 19
  - [luna\\_soc.util.readbin](#), 19



## Symbols

`__init__()` (`luna_soc.gateware.csr.usb2.interfaces.eptri.InFIFOInterface` method), 10

`__init__()` (`luna_soc.gateware.csr.usb2.interfaces.eptri.OutFIFOInterface` method), 10

## A

`attach()` (`luna_soc.gateware.csr.usb2.device.USBDeviceController` method), 11

## B

`build()` (in module `luna_soc.top_level_cli`), 19

## C

`c_header()` (`luna_soc.generate.generate.Generate` method), 17

`csr()` (`luna_soc.gateware.csr.base.CSRBank` method), 12

`csr_bank()` (`luna_soc.gateware.csr.base.Peripheral` method), 13

`CSRBank` (class in `luna_soc.gateware.csr.base`), 12

## E

`elaborate()` (`luna_soc.gateware.csr.base.PeripheralBridge` method), 14

`elaborate()` (`luna_soc.gateware.csr.gpio.GpioPeripheral` method), 15

`elaborate()` (`luna_soc.gateware.csr.led.LedPeripheral` method), 15

`elaborate()` (`luna_soc.gateware.csr.uart.UARTPeripheral` method), 16

`elaborate()` (`luna_soc.gateware.csr.usb2.device.USBDeviceController` method), 11

`elaborate()` (`luna_soc.gateware.csr.usb2.interfaces.eptri.InFIFOInterface` method), 10

`elaborate()` (`luna_soc.gateware.csr.usb2.interfaces.eptri.OutFIFOInterface` method), 10

`elaborate()` (`luna_soc.gateware.csr.usb2.interfaces.eptri.SetupFIFOInterface` method), 11

`event()` (`luna_soc.gateware.csr.base.Peripheral` method), 13

`EventSource` (class in `luna_soc.gateware.csr.base`), 12

`InFIFOInterface`

## G

`GenC` (class in `luna_soc.generate.genc`), 17

`Generate` (class in `luna_soc.generate.generate`), 17

`generate_c_header()` (`luna_soc.generate.genc.GenC` method), 17

`generate_ld_script()` (`luna_soc.generate.genc.GenC` method), 17

`generate_memory_x()` (`luna_soc.generate.genrust.GenRust` method), 18

`generate_svd()` (`luna_soc.generate.gensvd.GenSVD` method), 18

`GenRust` (class in `luna_soc.generate.genrust`), 18

`GenSVD` (class in `luna_soc.generate.gensvd`), 18

`get_boot_address()` (in module `luna_soc.util.readbin`), 19

`get_mem_data()` (in module `luna_soc.util.readbin`), 19

`get_mem_regions()` (in module `luna_soc.util.readbin`), 19

`GpioPeripheral` (class in `luna_soc.gateware.csr.gpio`), 15

`InFIFOInterface` (class in `luna_soc.gateware.csr.usb2.interfaces.eptri`), 9

`Introspect` (class in `luna_soc.generate.introspect`), 18

`irq_for_peripheral_window()` (`luna_soc.generate.introspect.Introspect` method), 18

`LedPeripheral`

`ld_script()` (`luna_soc.generate.generate.Generate` method), 17

`LedPeripheral` (class in `luna_soc.gateware.csr.led`), 15

`log_resources()` (`luna_soc.generate.introspect.Introspect` method), 18

`luna_soc`

module, 20

`luna_soc.gateware`

module, 16

luna\_soc.gateware.csr  
    module, 16  
luna\_soc.gateware.csr.base  
    module, 12  
luna\_soc.gateware.csr.gpio  
    module, 15  
luna\_soc.gateware.csr.led  
    module, 15  
luna\_soc.gateware.csr.uart  
    module, 15  
luna\_soc.gateware.csr.usb2  
    module, 12  
luna\_soc.gateware.csr.usb2.device  
    module, 11  
luna\_soc.gateware.csr.usb2.interfaces  
    module, 11  
luna\_soc.gateware.csr.usb2.interfaces.eptri  
    module, 9  
luna\_soc.generate  
    module, 19  
luna\_soc.generate.genc  
    module, 17  
luna\_soc.generate.generate  
    module, 17  
luna\_soc.generate.genrust  
    module, 18  
luna\_soc.generate.gensvd  
    module, 18  
luna\_soc.generate.introspect  
    module, 18  
luna\_soc.top\_level\_cli  
    module, 19  
luna\_soc.util  
    module, 19  
luna\_soc.util.readbin  
    module, 19

## M

main\_ram\_address() (*luna\_soc.generate.introspect.Introspect*  
    *method*), 18  
memory\_x() (*luna\_soc.generate.generate.Generate*  
    *method*), 17  
module

    luna\_soc, 20  
    luna\_soc.gateware, 16  
    luna\_soc.gateware.csr, 16  
    luna\_soc.gateware.csr.base, 12  
    luna\_soc.gateware.csr.gpio, 15  
    luna\_soc.gateware.csr.led, 15  
    luna\_soc.gateware.csr.uart, 15  
    luna\_soc.gateware.csr.usb2, 12  
    luna\_soc.gateware.csr.usb2.device, 11  
    luna\_soc.gateware.csr.usb2.interfaces, 11

    luna\_soc.gateware.csr.usb2.interfaces.eptri,  
        9  
    luna\_soc.generate, 19  
    luna\_soc.generate.genc, 17  
    luna\_soc.generate.generate, 17  
    luna\_soc.generate.genrust, 18  
    luna\_soc.generate.gensvd, 18  
    luna\_soc.generate.introspect, 18  
    luna\_soc.top\_level\_cli, 19  
    luna\_soc.util, 19  
    luna\_soc.util.readbin, 19

## O

OutFIFOInterface (*class* in  
    *luna\_soc.gateware.csr.usb2.interfaces.eptri*),  
    10

## P

Peripheral (*class* in *luna\_soc.gateware.csr.base*), 13  
PeripheralBridge (*class* in  
    *luna\_soc.gateware.csr.base*), 14

## R

range\_for\_peripheral()  
    (*luna\_soc.generate.introspect.Introspect*  
    *method*), 18  
resources() (*luna\_soc.generate.introspect.Introspect*  
    *method*), 19

## S

SetupFIFOInterface (*class* in  
    *luna\_soc.gateware.csr.usb2.interfaces.eptri*),  
    10  
svd() (*luna\_soc.generate.generate.Generate* *method*), 17

## T

top\_level\_cli() (*in module luna\_soc.top\_level\_cli*),  
    19

## U

UARTPeripheral (*class* in *luna\_soc.gateware.csr.uart*),  
    15  
USBDeviceController (*class* in  
    *luna\_soc.gateware.csr.usb2.device*), 11